 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ( DataSheet : www..com ) TM TM SR71010A MIPS64 SUPERSCALAR MICROPROCESSOR ENGINES FOR THE DIGITAL AGE The SR71010A is a true 2-way superscalar MIPS64 TM microprocessor with a 9-stage pipeline designed for high performance applications such as networking, image processing and internet servers. The highly efficient architecture can operate up to a maximum frequency of 600MHz, and includes dual instruction fetch, up to 6-issue, up to 6-execute, and dual-commit, to sustain an instruction throughput rate of 2 instructions per cycle. Instruction execution efficiency is maximized for the deep pipeline by including sophisticated branch prediction techniques, that keep the pipeline fully utilized. The SR71010A also maximizes system per formance and reduces system cost with integrated on-chip 512 KByte L2 cache, L3 cache controller and L3 cache tags. The SR71010A is a fully static design with dynamic power saving features that minimize power consumption. The high performance system interface, which is fully compatible to R4xxx/5xxx/7xxx SysAD interface, can operate up to 133MHz with split transactions and out- of- order return. The SR71010A includes a high - per formance floating point unit (FPU) that is fully MIPS64 compliant. The FPU is decoupled from the integer pipeline enabling autonomous integer and floating point operations. iTLB PC gen i-cache decode BHT buffer SysAD & L3 Interface register file dispatch FP reg file dispatch BRU ALUx ALUy LD/ST dTTB MOV TB LOAD MATH MACC Dcache L2 cache L3 tags SR71010A Architecture Block Diagram High performance architecture * Fully MIPS64 Instruction Set Architecture (ISA) compliant True 2-way superscalar architecture * Dual fetch, dual dispatch, up to 6-issue, up to 6-execute, dual-commit * Maximum operation rate of pipeline: 2 instructions per cycle * Out-of-order issue and dispatch * In-order retires 9-stage pipeline for high clock frequency * Optimized pipeline bypass architecture for minimizing instruction interdependent stalls Intelligent dynamic branch prediction * Bi-modal 3Kbit table, Branch predictor * Keeps pipeline full and minimizes branch mis-predict penalties * Speculative execution down predicted paths * Maximizes sustainable performance Low power consumption * Fully static design * Clock enabled registers for improved power management * Dynamic activation of sense amps. in caches High-performance system interface * Compatible with R4xxx/5xxx/7xxx SysAD interface * 133 MHz with split transactions and out-of-order return High-performance floating point TM * Fully MIPS64 compliant * IEEE - 754 compatible * Decoupled from Integer pipeline Extended features: * 10 interrupts, 64 dual-entry TLB * Variable page sizes from 4 KBytes to 256 MBytes * JTAG interface compatible with IEEE 1149.1 Cache Hierarchy Primary Instruction Cache - (L1) * 32 KB, 32 byte line * 4-way set associative * Line Locking Primary Data Cache - (L1) * 32 KB, 32 byte line * 4-way set associative * Line Locking * Write Back, Write Through (Write-Allocate/No-Write-Allocate), Bypass L2-L3 Secondary Unified Cache - (L2) 512 KB on chip 8-way set associative 32-byte line, line locking * * * Tertiary cache - (L3) * On-chip tag rams supporting: * 2, 4, 8, or 16 MB external cache * 8-way set associative * 32 byte line, line locking ENGINES FOR THE DIGITAL AGE www..com TM www..com SA ND CR SR AF 71 01 T 0 A TM TM TM SR71010A MIPS64 SUPERSCALAR MICROPROCESSOR ENGINES FOR THE DIGITAL AGE SR71010A Core frequency Instruction cache Data cache L2 cache L3 TAG L3 cache Package 32 KByte 32 KByte 512 KByte On-chip Up to 16 MByte 256TBGA 304 TBGA - 450 & 600 Mhz 450MHz & 600 Mhz Interface bus width Interface bus frequency Process Core VCC I/O VCC 64-bit Up to 133 MHz 0.15um 1.6V - 1.8V 2.5V or 3.3V S R 7 1 0 1 0 A - X X CPU Speed X - X T SandCraft Designator Package Package Size Type DEVELOPMENT TOOLS Compilers: Operating systems: RedHat (Cygnus) Wind River: Vxworks RedHat: Linux Simulation tools: Development boards: CONTACT US SandCraft, Inc. 3003 Bunker Hill Lane Suite 101 Santa Clara, CA 95054 MIPS64TM is a trademark of MIPS APPLICATIONS Internet * Storage servers * Web servers Image processing * Copiers * Printers Networking * Access * Routers * Switches Workstations SandCraft, Marvell SandCraft SandCraft, Marvell www.sandcraft.com Phone: (408) 490-3200 FAX: (408) 490-3111 Email: sales@sandcraft.com Copyright (c) 2002 SandCraft rev 2 0 ENGINES FOR THE DIGITAL AGE TM SA SR ND 71 01 CR 0A AF T TM |
Price & Availability of SR71010A
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |